

CAHPv3

Notes	Ops	How it works	M-instruction														EX Opcode				Instruction Category	24bit Inst FLAG	inA	inB	op	inst	Test							
			23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0								
M-instruction																																		
Iw rd, simm10(rs)	rd <- [rs + simm10]																										rs	simm10	ADD	0 o				
lb rd, simm10(rs)	rd <- [rs + simm10]																										rs	simm10	ADD	1 o				
lbu rd, simm10(rs)	rd <- [rs + simm10]																										rs	simm10	ADD	1 o				
sw rs, simm10(rd)	[rd + simm10] <- rs																										rd	simm10	ADD	0 o				
sb rs, simm10(rd)	[rd + simm10] <- rs																										rd	simm10	ADD	1 o				
li rd, simm10	rd <- simm10																x=0	x=0	x=0	x=0									simm10	MOV	1 o			
R-Instruction																																		
add rd, rs1, rs2	rd <- rs1 + rs2	x=0	x=0	x=0	x=0																											o		
sub rd, rs1, rs2	rd <- rs1 - rs2	x=0	x=0	x=0	x=0																											o		
and rd, rs1, rs2	rd <- rs1 & rs2	x=0	x=0	x=0	x=0																											o		
xor rd, rs1, rs2	rd <- rs1 ^ rs2	x=0	x=0	x=0	x=0																											o		
or rd, rs1, rs2	rd <- rs1 rs2	x=0	x=0	x=0	x=0																											o		
lsl rd, rs1, rs2	rd <- rs1 << rs2	x=0	x=0	x=0	x=0																											o		
lsr rd, rs1, rs2	rd <- rs1 >> rs2	x=0	x=0	x=0	x=0																											o		
asr rd, rs1, rs2	rd <- rs1 >>> rs2	x=0	x=0	x=0	x=0																											o		
I-Instruction																																		
addi rd, rs1, simm10	rd <- rs1 + simm10																											rs1	simm10	2	o			
andi rd, rs1, simm10	rd <- rs1 & simm10																											rs1	simm10	3	o			
xori rd, rs1, simm10	rd <- rs1 ^ simm10																											rs1	simm10	3	o			
ori rd, rs1, simm10	rd <- rs1 simm10																											rs1	simm10	3	o			
lsl1 rd, rs1, uimm4	rd <- rs1 << uimm4	x=0	x=0	x=0	x=0																							rs1	uimm4	3	o			
lsl1 rd, rs1, uimm4	rd <- rs1 >> uimm4	x=0	x=0	x=0	x=0																							rs1	uimm4	3	o			
asri rd, rs1, uimm4	rd <- rs1 >>> uimm4	x=0	x=0	x=0	x=0																							rs1	uimm4	3	o			
J-Instruction																																		
beq rs1, rs2, simm10	if rs1 == rs2 then PC <- PC + simm10																																o	
bne rs1, rs2, simm10	if rs1 != rs2 then PC <- PC + simm10																																o	
blt rs1, rs2, simm10	if rs1 < rs2 then PC <- PC + simm10																																o	
bltu rs1, rs2, simm10	if rs1 < rs2 then PC <- PC + simm10																																o	
ble rs1, rs2, simm10	if rs1 <= rs2 then PC <- PC + simm10																																o	
bleu rs1, rs2, simm10	if rs1 <= rs2 then PC <- PC + simm10																																o	
j simm16	PC <- PC + simm16																										x=0	x=0	x=0	0	0	1	1	1
jal simm16	RA <- PC + 4, PC <- PC + simm16																										x=0	x=0	x=0	0	0	1	1	1
Notes	Ops	How it works	16bit Length Instruction														M-instruction				Instruction Category	24bit Inst FLAG	inA	inB	op	inst	Test							
			23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0								
R-Instruction																																		
lwsp rd, uimm7(sp)	rd <- [sp + uimm7]																										uimm7[4:1]	rd	uimm7[6:5]	0	1	0	1	0
swsp rs, uimm7(sp)	[sp + uimm7] <- rs																										uimm7[4:1]	rs	uimm7[6:5]	0	1	1	0	0
lsi rd, simm6	rd <- simm6																										simm6[3:0]	rd	simm6[5:4]	1	1	0	1	0
lui rd, simm6	rd <- (simm6 << 10)																										simm6[3:0]	rd	simm6[5:4]	0	0	0	1	0
I-Instruction																																		
mov rd, rs	rd <- rs																										rs(rs2)	rd(rs1)	1	1	0	0	0	
add2 rd, rs	rd <- rd + rs																										rs(rs2)	rd(rs1)	1	0	0	0	0	
sub2 rd, rs	rd <- rd - rs																										rs(rs2)	rd(rs1)	1	0	0	0	0	
and2 rd, rs	rd <- rd & rs																										rs(rs2)	rd(rs1)	1	0	0	1	0	
xor2 rd, rs	rd <- rd ^ rs																										rs(rs2)	rd(rs1)	1	0	0	1	0	
or2 rd, rs	rd <- rd rs																										rs(rs2)	rd(rs1)	1	0	1	0	0	
lsl2 rd, rs	rd <- rd << rs																										rs(rs2)	rd(rs1)	1	0	1	0	0	
lsl2 rd, rs	rd <- rd >> rs																										rs(rs2)	rd(rs1)	1	0	1	1	0	
asr2 rd, rs	rd <- rd >>> rs																										rs(rs2)	rd(rs1)	1	0	1	1	0	





























